We address the automatic synthesis of DSP algorithms using FPGAs. Optimized fixed-point implementations are obtained by means of considering (i) a multiple wordlength approach; (ii) a complete datapath formed of wordlength-wise resources (i.e., functional units, multiplexers, and registers); (iii) an FPGA-wise resource usage metric that enables an efficient distribution of logic fabric and embedded DSP resources. The paper shows (i) the benefits of applying a multiple wordlength approach to the implementation of fixed-point datapaths and (ii) the benefits of a wise use of embedded FPGA resources. The use of a complete fixed-point datapath leads to improvements up to 35%. And, the wise mapping of operations to FPGA resources (logic fabric and embedded blocks), thanks to the proposed resource usage metric, leads to improvements up to 54%.
Introduction
This paper addresses the architectural synthesis (AS) of Digital Signal Processing (DSP) algorithms implemented using modern FPGAs. High levels of optimization are achieved by means of the use of Multiple wordlength (MWL) fixed-point descriptions of the algorithms and also the use of both LUT-based and embedded FPGA resources. The former reduces implementation costs notably, and the latter minimizes area in FPGA implementations.
The MWL implementation of fixed-point DSP algorithms [1] [2] [3] [4] has proved to provide significant cost savings when compared to the traditional uniform wordlength (UWL) design approach. The introduction of MWL issues in AS increases optimization complexity, but it opens the door to significant cost reductions [2, 3, 5, 6] .
FPGA devices have been extensively used in the implementation of DSP algorithms, especially due to the recent introduction of specialized embedded blocks (i.e., memory blocks, DSP blocks, etc.). Traditional approaches to estimate FPGA resource usage do not apply to modern FPGAs, which present a heterogeneous architecture composed of both logic fabric and embedded blocks, since they only account for lookup table-(LUT-) based resources [7] . This situation calls for new resource usage metrics that can be integrated as part of automatic synthesis techniques to fully exploit the possibilities that embedded resources offer [8] [9] [10] .
The current approaches to perform MWL-oriented architectural synthesis are not tuned to modern FPGAs [2, 3] or an efficient distribution between logic fabric and specialized embedded blocks is not applied [11, 12] . Also, the resource set used during the optimization process does not include the multiplexers necessary to transfer data from memory elements to arithmetic resources.
The main contributions of this paper are the following.
(i) The presentation of a novel resource usage metric that guarantees minimum resource usage for heterogeneous FPGA implementations if integrated within an optimization framework. (ii) The presentation of an architectural synthesis procedure tuned to fixed-point implementations, that handles a complete datapath (functional units, multiplexers, and registers). (iii) A novel strategy for fixed-point data multiplexing. The paper is divided as follows. In Section 2, the architectural synthesis of DSP datapaths using multiple wordlength systems and modern FPGAs is introduced. Section 3 deals with the implementation results from synthesizing several DSP benchmarks for different latency constraints and output noise constraints. Finally, in Section 4, the conclusions are drawn.
Synthesis of Fixed-Point Datapaths

Formal Description.
This work focuses on the timeconstrained resource minimization problem [13] . The notation used is based on [13] , and it is similar to that in [2, 4, 6] .
Given a sequencing graph G SEQ (O, S), a maximum latency λ, and a set of resources R (e.g., functional units R FU , registers R REG , and steering logic R MUX ), it is the goal of AS to find the time step when each operation is executed (scheduling), the types and number of resources forming R (resource allocation), and the binding between operations and variables to functional units and registers (resource binding) that comply with the constraints, while minimizing cost (i.e., area). As a result, a datapath able to compute the algorithm's operations (see Figure 1 ) as well as the required control logic is generated.
G SEQ (O, S) is a formal representation of a single iteration of an algorithm, where O is the set of operations and S ⊂ O × O is the set of signals that determine the data flow. We consider
O O composed of typical DSP operations: multiplications, gains (multiplication by a constant value), additions, unit delays, and input and output nodes. Signals are in two's complement fixed-point format, defined by the pair (p, n), where p is number of integer bits [4] and n is the wordlength of the signal not including the sign bit (see Section 2.5). The values of the couples (p, n) have been computed during a previously performed wordlength optimization (WLO) [1, [14] [15] [16] . See Section 2.5 for more information about the wordlength optimization process.
Functional The steering logic consists of multiplexers connected at the inputs of FUs and registers. They are in charge of sending data to and from these two types of resources. R MUX is determined by ϕ, β, and γ, since ϕ determines when data are generated, β when data are used by FUs, and γ where data are stored.
Handling Resource Heterogeneity.
The recent appearance of specialized blocks in FPGAs calls for new design methods to efficiently exploit their advantages. In [8] , it is proposed to use a normalized resource usage vector. Given an FPGA with M different types of resources R i (i = 0 · · · M − 1), each type with a maximum number of |R i | resources, the resource requirements of a particular design implementation d can be expressed as the following normalized area vector:
where #r i is the number of resources of type R i used. Two useful norms are the ∞-norm and the 1-norm:
The inverse of ∞-norm represents the number of times that the same implementation of design d can be replicated within the FPGA device (see [8] ), and the 1-norm gives information about the overall resource usage of the implementation. Each norm is interesting on its own, but they have some pitfalls. On the one hand, if two implementations have the same ∞-norm this implies that they can be replicated the same number of times, but there is no way to know which implementation requires less resources. On the other hand, the 1-norm can tell if a design implementation requires less resources than other, but that does not guarantee that the implementation with less resources can be replicated more times than the other. In the work presented here a combination of ∞-norm and 1-norm , called +-norm (plusnorm), is proposed and applied. A metric · + that exploits the benefits of both norms but none of the drawbacks should fulfill the following conditions:
This can be expressed by means of a combination of the two norms
A feasible solution for K can be found by trying to comply with (6) for areas A 1 and A 2 , such that A 1 requires only one type of resource, A 1 ∞ > A 2 ∞ and A 2 1 has the biggest value that A 1 ∞ allows
First let us find upper bounds for A 2 ∞ and A 2 1
,
Substituting (5) and (7) into (6) allows
Since A 
K guarantees that for any two implementations d i and d j : (i) if A i + < A j + then d i can be replicated more times than d j ; (ii) if A i + ≤ A j + then d i can be replicated more times than d j , or the same number of times consuming less resources. Therefore, minimizing +-norm implies that the design can be replicated within the FPGA the maximum possible number of times while using the minimum possible number of resources.
The metric +-norm has a low computational cost and it is suitable for integer linear programming approaches [4, 15] and heuristic approaches [6, 17] .
Resource Modeling.
Resources are divided into three types: functional units (R FU ), registers (R REG ), and steering logic (R MUX ). The area and latency of FUs and registers (i.e., A(r) and l(r)) are expressed as functions of the input and output wordlength information (p and n). They are obtained by applying curve fitting to hundreds of synthesis results. The use of accurate delay cost functions proved to provide significant performance improvements compared to some other existent naive approaches (from 12% to 63%, see [6] ). Registers are assumed to have a zero latency in terms of clock period, which is true as long as the clock frequency enables to comply with setup and hold times.
Note that A is a vector with as many components as types of FPGA resources. Thus, it is possible to apply the +-norm to A in order to optimize the total datapath area. Multiplexers and wiring latencies are neglected, which could be easily overcome by means of multiplying the clock period by an empirical factor [18] .
MWL Multiplexers.
The area of multiplexers in UWL systems is only affected by the data wordlength, which sets the multiplexer size, and by the number of different data sources (e.g., registers or FUs), which determines the multiplexer width. An estimation of the area of an N-input multiplexer of wordlength M for Virtex-II devices is given by
This estimation is specific for Virtex-II, Spartan-3, and Virtex-4, since the implementation of multiplexers relies on the combination of 4-input LUTs and dedicated multiplexers. Another FPGA architectures (i.e., Altera's Stratix-II) that make use only of 4-input LUTs would require a different estimation. In MWL systems, data must be aligned before being processed by FUs or stored by registers. In [19] the problem of data alignment and multiplexing is tackled by means of alignment blocks introduced before multiplexers. In this work, multiplexers are used for both data multiplexing and data alignment, since the combination of these two tasks leads to a reduction in the number of control signals, and therefore, control logic. In addition, the chances for logic optimization are greater than if two separate blocks (an alignment block and a multiplexer) are used.
Alignment is required at the inputs of adders and at the outputs of both adders and multipliers. On one hand, adders require the alignment of their inputs in order to obtain a meaningful result. If an adder is shared to compute several additions (i.e., a 1 and a 2 ), an alignment block is required to arrange the MSB of the inputs in the right position for each operation (different alignments will be necessary for a 1 and a 2 ). On the other hand, the output of the different arithmetic operations-both additions and multiplications-in an algorithm can have the MSBs in different positions. Again, if the FUs are shared the output's MSB changes its position depending on the operation executed, therefore, it is necessary to dynamically align the FU's output using in order to store the data in a register. )) does offer it, due to the reduction in the number of signals and the introduction of constant bits (zeros) that can be hard-wired into the multiplexer logic. In fact, it is MSB alignment (see Figure 2 (c)) the option which allows a greater logic reduction. Therefore, it is recommended to apply this alignment whenever possible.
A lower bound on the multiplexers' area if the MSB alignment is adopted can be computed as
where M is the maximum wordlength present and n i is the wordlength of signal i.
Optimization Procedure.
In this subsection we extend on the work presented in [6, 17] , where the optimization was steered by the ∞-norm and registers and multiplexers were not considered. The optimization procedure is based on Simulated Annealing (SA) [20] and it is shown in Algorithm 1. The inputs are the sequential graph G SEQ (O, S) and the total latency constraint λ. The optimization procedure determines the set of resources of the datapath R = R FU ∪ R REG ∪ R MUX , the scheduling ϕ, the FU binding β, and the register binding γ, which define the datapath, the steering logic, and the timing of the control signals.
Simulated Annealing.
First, the set of functional units R FU , the set of registers R REG , and the compatibility graph G COMP (O, R FU ) are extracted (line 1). An initial resource mapping m 0 is selected by mapping each operation to the fastest LUT-based resource among the available compatible resources for that operation (line 2), and the area A 0 occupied by the resulting datapath is used as the initial area (line 3). From this point (lines 5-30), the optimization proceeds following the typical SA behavior: the algorithm iterates while producing changes (line 8)-also referred to as movements-that modify the value of the cost function (i.e., area) until a certain exit condition is reached. If these changes lead to a cost reduction, they are accepted (line 11), if not, they are accepted with a certain probability which depends on the current temperature T (line 15).
The temperature starts at a high value and decreases with time. Most movements are accepted at the beginning of the process, thus enabling a wide design space exploration. As temperature decreases, only those movements which produce small cost deviations are accepted. The temperature is decreased when the equilibrium state is reached (line 19). Sporadic restarting [21] is also allowed (line 27), which repositions the optimization variables at the last minimum state found. A summary of simulated annealing parameters and conditions is in Table 1 . The annealing factor of 0.95 was chosen empirically aiming at balancing the tradeoff between optimality and solving time.
The variation in cost ΔA is normalized with respect to the initial area A 0 (line 10). This is a simple way to control that the behavior of SA is not affected by the complexity of the algorithm [22] , which it is approximated by A 0 n . The value of n must be set to 1 (or ∞) for homogeneous-architecture FPGAs, and to "+" for heterogeneous-architecture FPGAs. 
Area Computation.
The computation of the area cost is shown in Algorithm 2. First, it is checked whether the current resource mapping m complies with latency λ (lines 1-4). If it does not, the actual latency λ is computed. Later on (line 26), any deviation from the design constraints is penalized by means of increasing the area cost of the solution. Thus, solutions that do not meet the latency constraint are included within the design space exploration [23] . Even though these solutions are never accepted as valid, their inclusion allows a wider architecture exploration than rejecting solutions that do not comply with λ. Then, the resource allocation and resource binding that minimizes FU area is sought by means of a loop where several list-based scheduling operations are performed (lines [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] . The purpose of the loop is to check different combinations on the number of instances of the resources. Both lower [24] and upper bounds on the number of instances for each resource are computed (line 6). All combinations of possible instances are computed and stored in the set of vectors I. The list-based scheduling performs an ASAP scheduling to the operations sorted by mobility in ascendant order, providing a fast way to find a valid solution. Note that the size of I is being pruned while the loop iterates; all combinations of FU instances that require areas greater than the minimum found so far are removed (line 15). Thus, resource allocation is sped up.
Once the minimum FU area scheduling is found, the datapath is defined. The tasks of register binding and multiplexer allocation are not commonly included within the optimization loop, in spite of their impact in the final architecture. In this work, these two tasks are part of the optimization procedure.
Register binding is performed by applying a left-edge algorithm [13] . Inputs signals are supposed to be available for all λ cycles and do not require storing. Each variable assigned to a delay is initially assigned a register, and after that, the left-edge algorithm is applied as usual.
From sets R FU and R REG and functions ϕ, β, and γ it is possible to extract the steering logic resources R MUX . Registers have a single multiplexer (see Figure 1) , while FUs have two. A goal of multiplexer definition is to maximize the use of the MSB alignment. This aligment can be applied directly to registers and multipliers. However, adders require that the inputs must be aligned to each other. Thus, if an MSB alignment if applied to the mux connected to one of the inputs, it is not possible to do so for the remaining mux, and vice versa. Finally, the control signals can be easily extracted from the scheduling contained in ϕ.
The area vector is computed by adding the area of each resource multiplied by the number of instances required (line 25). If λ > λ the area is penalized by means of factor α λ . If the implementation does not comply with the latency constraint and if the resulting penalized area is smaller than A min , then the area is forced to be bigger than A min (see line 28).
Summarizing, the optimization procedure is actually controlled by changing iteratively the mapping between operations and FUs. These changes impact on the structure of the datapath and, therefore, on its area cost, which is the function to be minimized. This method provides a robust way to simultaneously perform the tasks of scheduling, resource allocation, and resource binding for multiple wordlength systems. This procedure was satisfactorily applied in [25] . The goal of WLO is to define the fixed-point format for each signal that enables to produce a hardware implementation of the algorithm. The fixed-point format, as mentioned in Section 2.1, is composed of the pair (p, n). Thus, the ultimate goal of WLO is to find the proper set of (p, n) pairs to optimize the hardware realization of an algorithm. Figure 3 depicts the meaning of this parameters: p is the distance in bits from the fractionary point to the MSB (a zero distance implies that there is no integer part in the number); n is the number of bits used to represent the number without considering the sign bit. A common way to address WLO is to split it into two sequential subtasks: scaling, where the values of p are selected, and wordlength selection, where the values of n are chosen.
Wordlength Optimization
Scaling is performed by means of performing a floatingpoint simulation and gathering the maximum absolute value of each signal s and computing:
Once scaling is accomplished, the values of p are fixed and the values of n are obtained through an optimization process (wordlength selection). The number of bits assigned to a signal (i.e., n) determines the quantization noise that the signal introduces, and, therefore, it has a high impact in the final precision of the system, producing an error in the output signal. During the optimization process different combinations of n are tried in order to look for a particular set that minimizes cost (i.e., area, speed, power) while complying with the output error constraint. The error of the system is typically measured in terms of the peak error value [5, 26] , the signal to quantization noise ratio (SQNR) [11, 27] , and the variance of the output error [15] . In this work, we adopt the variance of the output error (σ 2 ). Table 2 contains the fixed-point formats (i.e., (p, n)) of the signals of Algorithm 3 for both UWL and MWL WLO approaches for different error constraints (σ 2 = 10 −5 and σ 2 = 10 −6 ). The UWL synthesis is achieved by computing the minimum values of p and n that if applied to all signals the fixed-point realization complies with the noise constraint [15] . The MWL synthesis is achieved by means of an SAbased approach, which minimized the area of a resourcededicated implementation (with no resource sharing) [28] .
Let us focus on the results for σ 2 = 10 −5 . The UWL approach clearly requires longer wordlengths than the MWL approach. The main reason for this is that the UWL optimization is far too simple. Also, note that some signals' wordlengths are decreased considerably in the MWL approach (b and m2). This is due to the fact that signal b is multiplied by a small constant, so the quantization noise introduced is also small. Similar results are also present for σ 2 = 10 −6 . In this case the values of n are bigger since the error constraint is more restrictive.
Summarizing, the MWL approach enables the generation of fixed-point realizations that require a small number of bits. The only drawback is that the complexity of the design process is increased and techniques, such as the proposal in this section, are required.
Results
Here, the implementation results are presented. The following benchmarks are used:
(i) ITU RGB to YCrCb converter (ITU) [15] , (ii) 3rd-order lattice filter (LAT 3 ) [29] , (iii) 4th-order IIR filter (IIR 4 ) [30] , (iv) 8th-order linear-phase FIR filter (FIR 8 ).
All algorithms are assigned 8-bit inputs and 12-bit constant coefficients. The algorithm implementations have been tested under different latency and output noise constraint scenarios assuming a system clock of 125 MHz. In particular, the noise constraints were σ 2 = {10 −k , 10 −(k+1) , 10
where k is the minimum number that makes 10 −k as close as possible to the variance of the quantization noise that would present the output of the benchmark if quantized to 8 bits (σ 2 = (2 −2n+2p /12)| n=7 ). The target devices belong to the Xilinx Virtex-II family. The area results are normalized with respect to the XC2V40 device (256 slices, 4 embedded 18 × 18 multipliers) and expressed according to (2) . For instance, an area vector with ∞-norm equal to or smaller than 1.0 implies that the device XC2V40 is the smallest-cost device able to hold the design; whereas a ∞-norm greater than 1.0 and equal to or smaller than 2.0 implies that the smallest-cost device able to hold the design is the XC2V80, and so on.
Before AS, each algorithm is translated to a fixed-point specification by means of two wordlength optimization procedures, that follow a UWL approach and an MWL approach, respectively.
The area results in this section are computed using the resource model explained in Section 2.3, which provides a good estimation of actual synthesis results. using an MWL approach ranges from 51% to 77%. Also, the minimum latency that each implementation achieves differs considerably. The fine-grain tradeoff between area and quantization noise performed by the MWL approach allows important area reductions when compared to the UWL approach. Figure 4 (b) displays the detailed resource distribution for the ITU UWL and MWL implementations correspondant to σ 2 = 10 −1 and λ = 9. The overall area savings are 77%, and it is due to the fact that the wordlengths of the majority of signals, which impact on FUs, multiplexers and registers, have been highly reduced; FUs' area has been reduced 83%, FU's multiplexers 59%, registers 62%, and registers' multiplexers 39%. It is important to highlight that the area due to multiplexers and registers, although smaller than the FUs' area, makes up a significant part of the total area (20% for UWL and 39% for MWL). Hence the importance of including its cost within the optimization loop is analyzed in Section 3.4.
Uniform Wordlength versus Multiple Wordlength
The other benchmarks also show large area improvements: LAT 3 up to 49% (see Figure 4(c) ), IIR 4 up to 49% (see Figure 5 (a)), and FIR 8 up to 28% (see Figure 5(c) ). As observed in the detailed resource distribution subfigures (see Figures 4(d), 5(b), and 5(d) ), the area of the majority of the resources has been highly decreased. Also, it is noted that the percentage of area devoted to multiplexation and data storing is high in proportion to the overall implementation area. The minimum latency is also improved (see Figures 4(a), 4(b) , and 5(a)).
In Figure 4 (c) the MWL area does not decrease as long as the latency increases. This is due to the fact that the wordlengths are small enough as to allow maximum resource sharing for all latencies, thus the coincidence in the area results for the MWL implementations. This situation might change if a different error constraint (σ 2 ) is applied during WLO. Table 3 The area improvements obtained are remarkable: mean improvements range from 47% to 77%. Note that the minimum improvements obtained for all benchmarks are quite close to both the maximum and the mean. The results clearly show that an MWL-based AS approach achieves significant area reductions.
Regarding latency, the minimum latency achievable by UWL implementations is reduced in average a 22% by means of MWL AS. and λ = 10 (see Figure 6 (b)) shows an overall area reduction of 72%. The LUT-based resources are reduced 59% (LUTbased FUs' area has been reduced 32%, FU's multiplexers 74%, registers 32%, and registers' multiplexers 36%); while the embedded FUs are reduced 75%.
Uniform Wordlength versus Multiple
Note that the area of embedded resources for Figures 6(d) and 7(d) is the same for both the UWL and MWL approaches, in fact a single multiplier is being used (1 out of 4). This happens because the wordlengths involved in multiplications, though not the same, are small enough for both UWL and MWL approaches as to enable the use of a single embedded multiplier. However, the LUT-based areas are quite different, and, as a result, the overall resource usage is much smaller for the MWL implementation.
In Figure 6 (c) the UWL and MWL areas do not decrease as long as the latency increases. Again, this is due to the fact that the particular wordlengths obtained allow maximum resource sharing for all latencies. Different error constraints (σ 2 ) might change this situation.
Again, the figures show how the minimum latency can be highly improved by means of an MWL approach. Also, it can be seen that the LUT-based resources are devoted almost entirely to data multiplexing and storing. Table 4 contains the implementation results of all the benchmarks corresponding to three different quantization The area improvements obtained are considerable; ITU obtains up to 80.77%, LAT 3 up to 48.87%, IIR 4 up to 65.13%, FIR 8 up to 38.01%. Note that the minimum improvements obtained for most of the benchmarks are again quite close to both the maximum and the mean.
The LUT-based area reductions are up to 81.07% for ITU, up to 48.87% for LAT 3 , up to 65.13% for IIR 4 , and up to 43.83% for FIR 8 . The embedded resources are only reduced for benchmarks ITU (up to a 75.00%) and IIR 4 (up to 83.33%). Benchmarks LAT 3 and FIR 8 use the minimum possible number of embedded resources (1 embedded multiplier), hence the 0% improvement.
Area improvements up to 80.77% are achieved. The average improvement is 44.88% for the overall area, 42.76% for the LUT-based resources, and 24.03% for the embedded resources. The results clearly show that an MWL-based approach for AS leads to significant area reductions.
As a final note regarding these area results, the authors would like to emphasized that the plus-norm has been used during the optimization process, but it is not used to present the results as it cannot be directly related to the percentage of occupation of the FPGA. Thus, the ∞-norm is used instead.
The latency analysis throws that the minimum UWL latency is reduced an average 19% by means of MWL AS. Regarding latencies, the minimum latency achievable by both homogeneous and heterogeneous implementations is the same for the experiments performed. This is due to the fact that the latency of resources is very similar in the particular conditions used for the tests. The same experiments presented in this section were repeated increasing the constant wordlength to 16 bits, obtaining that heterogeneous implementations reduced 7% the minimum latency in constrast to homogeous implementations.
MWL Synthesis: Heterogeneous versus Homogeneous.
Effect of Registers and Multiplexers.
In this subsection the effect of including the cost of registers and multiplexers within the optimization loop is investigated. As in the previous experiments, the analysis is performed implementing the benchmarks using different noise and latency constraints. Before AS is applied a gradient-descent quantization [28] is applied according to the given noise constraint. The comparison is done by using Algorithm 1 to perform the AS using two different area cost estimation solutions: (i) Algorithm 2, which is referred to as the complete area estimation algorithm, and (ii) a simplified version of Algorithm 2 (simplified area estimation algorithm) where the cost of registers and multiplexers is neglected. When the simplified area estimation is used, the cost of registers and multiplexers is included after the optimization loop has finished its execution, using the complete area estimation (Algorithm 2). Table 6 contains the results of this analysis. The latencies range from λ ARCH min to λ ARCH min + 10, where ARCH refers to the type of FPGA architecture used (homogeneous or heterogeneous). The noise constraints are the same used in the previous subsection (three σ 2 for each benchmark), though the results have been combined into a single row. The first column contains the type of FPGA architecture. The second column indicates the benchmark used. And the fourth column contains the minimum, maximum, and average area improvements obtained by the complete area estimation synthesis in contrast to the simplified area estimation synthesis. The last row includes the minimum, maximum, and mean improvements for all benchmarks. The average improvements for the different benchmarks range from 0.00% to 8.09%, being the overall average improvement of 2.09%. The maximum improvement found is 35.57%. These results clearly show that failing to include the cost of registers and multiplexer during the optimization procedure can lead to unwanted area penalties.
Conclusions
In this paper an architectural synthesis procedure able to produce optimized fixed-point implementations using modern FPGA devices is presented. The key to success is provided by the use of highly accurate models of the datapath resources, a complete datapath resource set that includes multiplexer and registers, a novel method to handle fixed-point data alignment and multiplexing, and also the introduction of a novel resource usage metric that can cope with LUT-based and embedded FGPGA resources.
The AS procedure produces area improvements of up to 80% when compared to uniform-wordlength implementations, and latency improvement of up to 22%. The efficient use of embedded resources achieves area improvements of up to 54% when compared to homogeneous implementations. Also, the inefficiency of current FPGA architectures to implement data steering was exposed.
These results are intented to be further improved by means of tightly combining the fixed-point refinement process within the architectural synthesis [4, 31] . Also, the inclusion of the control logic in the resource model is regarded as a future research line.
